Abstract: This brief presents a pipelined floating-point Multiply–Accumulator (FPMAC) architecture designed to accelerate sparse linear algebra operations. By designing a lookup-table-based 5–3 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results