Abstract: A highly digital multiplying delay-locked loop (MDLL) fabricated in TSMC’s 5-nm FinFET technology achieves a wide frequency range of 0.67–5.67-GHz while consuming 6.69mW and occupying 0.0022 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results