TechRepublic

64-Bit RISC Processor Design Using Verilog

The Reduced Instruction Set Computer (RISC) is a microprocessor design principle that favors a smaller and simpler set of instructions that all take same amount of time to execute. RISC architecture ...
EDN

Assertion Methodologies for Verilog Design

Sometimes good ideas take a while to catch on in engineering practice. The use of in-line assertions to document assumptions and check for problems in RTL code is one such idea. Long ago proposed for ...
TechRepublic

8 Bit RISC Processor Using Verilog HDL

RISC is a design philosophy to reduce the complexity of instruction set that in turn reduces the amount of space, cycle time, cost and other parameters taken into account during the implementation of ...
EDN

Afternoon diversion: Design your own microprocessor

Do you see that grumpy old engineer in the corner of the lab who delights in sending new graduates down to stores to get a bag of holes. That could have been me, but when Personnel departments became ...
Electronic Design

Up SoC Performance With Configurable/Extensible Microprocessor Cores

Every engineer wants a microprocessor to fit an application like a glove. But nobody wants to design a micro for a specific application. Too expensive. Too much work. But today, engineers can get a ...